

#### DESCRIPTION

The PT16102 is a CMOS silicon source driver IC for active matrix TFT LCD panels. After a CMOS/RSDS 6-bit RGB data is applied, this device will generate 64-gray scale for driving the TFT LCD panel source lines. It supports 804/792/768/720/684 channel selectable function, shift right/left selectable function, and cascade function for dot expansion.

#### **FEATURES**

- 64-gray scale source driver for active matrix TFT LCD panels
- Selectable 804/792/768/720/684 output channels
- Logic voltage power supply: 2.3V to 3.6V
- High voltage power supply: 7.5V to 13.5V
- Maximum RSDS operating frequency at 85 MHz
- Bi-directional shift right/left function
- COG package



### **BLOCK DIAGRAM**



#### CONTENTS

1.	ORDER INFORMATION	3				
2.	PIN CONFIGURATION	3				
3.	PIN DESCRIPTION	4				
4.	FUNCTION DESCRIPITION	7				
	4.1 RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUES	7				
	4.2 RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN (R, /LR = R, /LL = H, OSEL = H)	10				
	4.3 DATA INVERSION (INV, REV)	11				
	4.4 TIMING CHART, AND RELATIONSHIP BETWEEN 6-BIT DATA AND DATA BUS LINE	12				
	4.5 DOUBLE START PULSE INPUT (RSDS I/F MODE ONLY)	14				
	4.6 RELATIONSHIP BETWEEN MODE, STB, POL, AND OUTPUT WAVEFORM	16				
5.	ABSOLUTE MAXIMUM RATINGS	18				
6.	RECOMMENDED OPERATING RANGE	18				
7.	ELECTRICAL CHARACTERISTICS	19				
8.	TIMING REQUIREMENTS	20				
	8.1 RSDS I/F MODE (I/F_SEL = L OR OPEN)	20				
	8.2 CMOS MODE (I/F_SEL = H)	21				
9.	SWITCHING CHARACTERISTICS	22				
	9.1 SWITCHING CHARACTERISTICS WAVEFORM	23				
10	).PAD CONFIGURATION	26				
11	11.PAD LOCATION					
IM	IMPORTANT NOTICE					



## **1. ORDER INFORMATION**

Valid Part Number	Package Type	Top Code
PT16102	COG	-

# **2. PIN CONFIGURATION**





# **3. PIN DESCRIPTION**

Symbol	Pin Name	I/O	Description				
S1 to S804	Driver output	0	The D/A converted 64-qray-scale analog voltage is output.				
I/F_SEL	Interface select	I	By setting this pin, the I/F input mode of this IC can be switched. When I/F_SEL pin = L or open, the mode is RSDS I/F. When I/F_SEL pin = H, the mode is CMOS I/F. This pin is pulled down to VSS1 within IC. Caution should be exercised because the pin function and electrical specifications of this IC change by setting this pin.				
D00P/N,D00 to D02P/N, D05		I(Note)	The function of these pins changes according to the setting of I/F_SEL pin.				
D10P/N,D10 to D12P/N, D15	Display data		When I/F _SEL pin = L or open, these pins become display data input pins in RSDS I/F mode (D00P/N to D02P/N, D10P/N to D12P/N, D20P/N to D22P/N). Display data are input by double-edged 9-bit width, or gray-scale data (6-bit) x 3-dot (1-pixel)				
D20P/N,D20 to D22P/N, D25			When I/F_SEL pin = H, these pins become display data input pins in CMOS I/F mode (D00 to D15, D10 to D15, D20 to D25). Display data are input by single-edged 18-bit width, or gray-scale data (6-bit) x 3-dot (1- pixel). D x 0 = LSB, D x 5 = MSB				
		I(Note)	The function of this pin chances according to the setting of I/F_SEL pin.				
CLKP, CLK, CLKN, REV	Shift clock, CMOS data inversion (REV)		When I/F_SEL pin = L or open, these pins become shift clock input pins by the pair of CLKP and CLKN in RSDS I/F mode. This is shift clock input of the shift register. Display data are retrieved to the data register both on rising edges and falling edges.				
			signal to select inversion/non-inversion of display input data) in CMOS I/F mode. Display data is retrieved to the data register on a rising edge of CLK. REV: inverts/not inverts display data of D00 to D05, D10 to D15, and D20 to D25. REV = H: Inverts display data within IC. REV = L: Does not invert any input data.				
R,/L	Shift direction control	I	This is a control pin of switching shift direction of start pulse I/O when ICs are connected in cascade. The shift directions are as follows. R,/L = H (VDD1 level): STHR input, S1~ S804, STHL output R,/L = L (VSS1 level): STHL input, S804~ S1, STHR output				
STHR	Right shift start pulse	I/O	R,/L= H (VDD1 level): Start pulse input pin. R,IL = L (VSS1 level): Start pulse output pin				
STHL	Left shift start pulse	I/O	R,/L = H (VDD1 level): Start pulse output pin. R,/L= L (VSS1 level): Start pulse input pin.				
STB	Latch	I	The contents of data register are transferred to the latch circuit at rising edges. After an output short-circuit period, the gray scale voltage is supplied to the driver. This should be input by 1 pulse per horizontal period during a CMOS I/F mode (No double start pulse input is supported during a CMOS I/F mode).				
INV	RSDS data inversion	I	This pin is valid only when I/F_SEL pin = L or open. It selects inversion/non-inversion of display input data in RSDS I/F mode. INV = H: Inverts data within this IC. INV = L: Does not invert any input data. DC signal should be input into this pin. For more details, reference to DATA INVERSION. This pin is pulled down to VSS1 within IC. Moreover, it becomes invalid when I/F_SEL pin = H (CMOS I/F mode). (Pull-down of this pin also exists even when it is Invalid.)				
POL	Polarity select	I	<ul> <li>POL = H (VDD1 level): S2n-1 output uses V0 to V8, and S2n output uses V9 to V as a reference power supply.</li> <li>POL = L (VSS1 level): S2n-1 output uses V9 to V17, and S2n output uses V0 to as a reference power supply.</li> <li>S2n-1 indicates odd output and S2n shows even output. POL signal is input securing a setup time (tPOL-STB) to the rising edge of STB.</li> </ul>				



Symbol	Pin Name	I/O	Description						
			These pins control charge sharing function.						
			Mode1	Mo	de2	C	Charge Sharing		
		I				When the polarity changes because of			
	Charge sharing control		L or open	L or open		switching POL.	charge shari	ing function	
						operates only du	uring a STB	= H period.	
			L or opon	<u>ц</u>		Whether a change of POL occurs or not. All			
				ſ	1	the period of STR – H			
			Н	Lor	onen				
			H	<u> </u>	4	Charge sharing does not operate			
			These pins are pulled down to VSS1 within IC.						
			For details, refer to <b>RELATIONSHIP BETWEEN MODE</b> , <b>STB</b> , <b>POL AND OUTPUT</b>						
			WAVEFORM	1.					
			These pins d	letermine the	e numbei	of output			
						Number of	Number of	Invalid Output	
			USEL3	USEL2	USEL	.1 Valid	Invalid Output Pir	Pin	
			Loropen	L or open	Lorop	en 804		·	
								S385 to S420	
	Output channel		L or open	L or open	н	768	36	are Hi-Z.	
OSEL1, OSEL2,		I	L or open	н	Lorop	en 720	84	S361 to S444	
00220.						720	01	are Hi-Z.	
			L or open	Н	Н	684	120	S343 to S462	
								are $HI-Z$ .	
			Н	L or open	L or op	en 792	12	are Hi-7	
			Any setting other than shown above is not allowed to be set.						
			These pins a	re pulled do	wn to VS	S1 within IC.			
		I	By setting these pins, it is possible to change the driving ability of output AMP.						
			Caution is demanded because as the driving ability is increased more, the driver						
			current consumption also becomes larger.						
	Low power			LPC2 Driving Ability Mode Reference					
	control		L or open	ppen H Ultra low power mode (70%)			(70%)		
			H	L or open Normal power mode 100%			100%		
			Н	Н	High	power mode (130%)			
			These pins are pulled down to VSS1 within IC.						
	VDD1 selection control	I	VDD_SEL = L (VSS1 level) or open: VDD1 = $2.7$ to $3.6$ V mode						
			$VDD_SEL = H (VDD1   evel): VDD1 = 2.3 to 2.7 V mode$						
VDD_SEL			During a CMOS I/F mode, this pin shall be set to I (VSS1 level) or open and						
			used on a VDD1 = 2.7 to 3.6 V mode.						
			This pin is pulled down to VSS1 within IC.						
	Line repair AMP	-	By setting this pin, whether line repair AMP is used or not is determined.						
RENB			When RENB = L or open:used						
	selection		When KENB = H: Not used						
RPI1, RPI2, RPI3,		I	I he driving ability of line repair AMP is three times as high as that of normal analog						
RPI4		'	Its relationship with RENB is shown below						
	Line repair AMP	ο	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$						
RP01, RP02,			H Leave open. Hi-z						
RP03, RP04			L or open RPIn $\rightarrow$ Impedance conversion $\rightarrow$ RPOn						
<u> </u>		I	This pin selects voltage follower circuits (bereinafter it maybe called r AMP)						
	r –corrected power supply input switching		provide within IC.						
RSEL			RSEL = L or open: Selects Vnb (n = 1, 7, 10, 16) ( $\gamma$ AMP is not used).						
			RSEL = H : S	selects Vna	(n = 1, 7, 1)	10,16) (γAMP is	used).		
			I his pin is pl	uied down to	0 VSS1 V	/itnin IC.			



Symbol	Pin Name	I/O	Description
FS	Frame signal input	I	This pin inputs an offset cancel start signal to the y-corrected circuit which is provided on a $\gamma$ -corrected power supply (Vna (n = 1, 7, 10, 16)). It is required to input one pulse per frame. Moreover, the number of times for STB to be input should be same in each frame. As for its timing, refer to <b>Switching Characteristic Waveform</b> (4/4).
V0, V1a, V1b, V2 to V6, V7a, V7b, V8, V9, V10a, V10b, V11 to V15, V16a, V16b, V17	<i>r</i> -corrected power supply	-	These pins input $\gamma$ -corrected power supply externally. Selection of inputting Vna or Vnb (n = 1, 7, 10, 16) is executed by RSEL. Vna input pins have a $\gamma$ AMP within IC. Vnb input pins are directly connected to a ladder resistor When Vna (n = 1, 7, 10, 16) is selected while RSEL = H, the input pins of Vnb (n = 1, 7, 10, 16) shall be open. When Vnb (n = 1, 7, 10, 16) is selected while RSEL = L or open, a Vna input pins shall be connected to a stable potential, for example, by aligning its potential to that of Vnb. During a grayscale output, keep the gray scale level power supply constant. As for power supply voltage and $\gamma$ -corrected voltage, the following relationship shall be followed: VDD2 - 0.2 V $\geq$ V0> V1a or V1b > V2> V3 > V4 > V5 > V6 >V7a orV7b > V8 $\geq$ 0.5VDD2 0.5 VDD2 $\geq$ V9 > V10a or V10b > V11 > V12 > V13 > V14 > V15 > V16a or V16b >V17 $\geq$ VSS2 + 0.2V (When there is an explanation irrespective of V*a or V*b In this specification table, one of them to be used is intended.)
TEST1, TEST2, TEST3	Test pin	I	When used, these pins must be open or L. These pins are pulled down to VSS1 within IC.
MON1, MON2, MON3, MON4	Monitor pin	-	The pins having same number n among MONn (n = 1 to 4) are connected in the wiring within an IC. (e.g.: pin 1 and pin 2 of MON1 are connected in an internal wiring.)
VDD1	Logic power supply	-	2.3 to 3.6 V
VDD2	Driver power supply	-	7.5 to 13.5V
VSS1	Logic ground	-	Grounding
VSS2	Driver ground		Grounding

Cautions:

1. The power shall be turned on in the following order: VDD1  $\rightarrow$  logic input  $\rightarrow$  VDD2,  $\gamma$ -corrected power supply (V\*\*), and for turning it off, reverse this sequence (VDD2 and V\*\* must be applied concurrently). Voltage



2. To stabilize the supply voltage, it is recommended to insert a  $0.1\mu$ F bypass capacitor between VDD1 to VSS1 and VDD2 to VSS2 respectively. In addition, to increase the precision of a *D*/A converter, it is also recommended to insert a bypass capacitor of about 0.01  $\mu$ F between  $\gamma$ -corrected power supply pins (V\*\*) and VSS2.



#### **IMPORTANT NOTICE**

Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time. PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied.

Princeton Technology Corp. 2F, 233-1, Baociao Road, Sindian Dist., New Taipei City 23145, Taiwan Tel: 886-2-66296288 Fax: 886-2-29174598 http://www.princeton.com.tw